

Radiation Characterization of a 0.11 μm Commercial CMOS Process

```
C. Poivey<sup>1</sup>, H. Kim<sup>1</sup>, M. Berg<sup>1</sup>, J. Forney<sup>1</sup>, A. Phan<sup>1</sup>, K. LaBel<sup>2</sup>, M. Vilchis<sup>3</sup>, R. Saigusa<sup>3</sup>, R. Finlinson<sup>3</sup>, A. Sukharnov<sup>3</sup>, V. Hornback<sup>3</sup>, J.Song<sup>3</sup>, J. Tung<sup>3</sup>, M. Mirabedini<sup>3</sup>
```

MEI Technologies
NASA-GSFC
LSI Logic

Outline



- Background
- Test vehicles
- Test conditions
- Test results
- Conclusion

NASA

Background


- NASA-NEPP commercial foundries, scaled CMOS
- 2004:
 - Evaluation of LSI Logic 0.18 μm standard process
 - 0.18 μm drawn bulk process with Shallow Trench Isolation (STI)
 - 1.8V core voltage, up to 3.3V I/O voltage
 - Up to 16 million gates on a chip
 - Evaluation of 0.18 μm modified process with a buried layer
- 2005:
 - Evaluation of LSI Logic 0.11 μm standard process
 - 0.11 μm drawn bulk process with STI
 - 1.2V core voltage, up to 3,3V I/O voltage
 - Up to 70 million logic gates on a chip
 - High density embedded SRAM
 - and two different versions of a modified 0.11 μm process with buried layer

NASA

Test Vehicles

SRAMs

- 4 Mbit (512K*8) made with standard embedded cells
 - RAM249, high speed design, cell area=2.49 μm²
 - RAM187, high density design, cell area=1.87 μm²
 - I/O voltage = 2.5V
 - 64 PQFP



Test Vehicles



Logic chip


- Made of 384 64-bit ALUs with registered inputs, outputs, and function control signals. Scan mode capability
- Scan D type flip-flop with set and clear, flip-flop area=55.9 μm²
- I/O voltage = 3.3V
- 492 EPBGA



Test conditions




- Used NASA-GSFC low cost digital tester (LCDT)
- SRAM: static and dynamic (10MHz clock cycle)
- Logic chip: test in scan mode (6 shift register chains of 200 flipflop each) at 2 to 16 MHz clock speed.




Test results SRAM standard process








SRAM, SEL, 0.11 μ m versus 0.18 μ m






SRAM, RAM249, SEU, all processes






SRAM, SEU, 0.11 μ m versus 0.18 μ m






Logic chip, standard process





Logic chip, 0.11 μ m versus 0.18 μ m

0.18um bulk process is sensitive to SEL down to a LET of 5 MeVcm²/mg



NASA

Conclusion

- 0.11 μm process with 1.2V core voltage can still be sensitive to SEL or micro-latchup events
- Very low SEU LET threshold
- Significant diffusion effect at high LET
- Significant transient sensitivity even at low speed